

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**


**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**




**Fig. 1a**




**Fig. 1b**




**Fig. 1c**




**Fig. 1d**



3/9



**Fig. 2**



**Fig. 3a**






Fig. 1 is a cross-sectional view of a laminated body 20. The laminated body 20 includes a central layer 22 and two outer layers 24. The outer layers 24 are made of a material with diagonal hatching, and the central layer 22 is made of a material with a dotted pattern. The layers are joined at interfaces 30 and 30a. A dashed line A-A indicates a cross-section. Other labels include 20p, 61, 62, 64, and 60.

This diagram shows a cross-sectional view of a multi-layered structure 20'. The structure consists of a central layer 22 and two side layers 24. Two semi-circular recesses 30 are formed in the side layers 24, each containing a hatched layer 32. A dashed line A-A indicates the cross-section. Below the main structure, a separate hatched layer 60 is shown with a downward arrow 66 pointing to it.


**Fig. 3c**




**Fig. 4a**




**Fig. 4b**




**Fig. 4c**




**Fig. 5a**



**Fig. 5b**



**Fig. 5c**



**Fig. 5d**




First Named Inventor: Chen, Yu


Application No.: 09/531285

Title: CIRCUIT ELEMENTS USING A Z-AXIS INTERCONNEC


7/9



**Fig. 5e**




**Fig. 5f**




**Fig. 7**





*Fig. 6a*




*Fig. 6b*



First Named Inventor: Chen, Yu  
Application No.: 09/531285  
Title: CIRCUIT ELEMENTS USING A Z-AXIS INTERCONNEC

9/9



*Fig. 6c*